During the last few years, AIGaN/GaN high electron mobility transistors (HEMTs) have been intensively studied for high-frequency high-power applications. In spite of this great interest, device reliability is still an important challenge for the wide deployment of AIGaN/GaN HEMT technology. To fully understand reliability in these devices, it is necessary to consider the electrical, mechanical and thermal properties of the operating AIGaN/GaN transistors. Since AIGaN and GaN are both piezoelectric materials, the coupling between electric field and mechanical characteristics gives rise to changes in the stress/strain field and thus electronic properties of HEMTs [1]. Most published work has focused on the role of the inverse piezoelectric effect induced by the electric field [2], however, lattice heating also changes the mechanical properties of HEMTs and its effect on device reliability is also important. In this paper, we have developed the first fully-coupled electro-thermo-mechanical simulation of AIGaN/GaN HEMTs to study the reliability of these devices as a function of bias voltage and operating temperature. In addition, we have compared the numerical results of our simulations with high resolution thermo-reflectance measurements {3], obtaining excellent agreement.
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In this work, we combined self-consistent electro-thermal simulations of AIGaN/GaN HEMTs obtained with the commercial device simulator Silvaco Atlas with a fully-coupled piezoelectric-thermal model developed in MA TLAB (Fig. 1 ) . This combination offers an effective method to calculate the stress and elastic energy in GaN-based transistors under operating conditions. Using this method, we simulated two AIGaN/GaN transistor structures. Both devices have the same epitaxial structure: a 17 nm AIo.26G�I(l.74N barrier layer and a 2 J.lll l GaN channellbuffer layer grown on Si substrate. Device A had a gate length of 2.5 J.lll l and 12.5 J.lll l source-drain separation, while Device B had a gate length of 0.65 J.lll l and 5 J.lll l source-drain separation. To calibrate the simulations, the simulated DC and thermal performance of the devices was compared to DC measurements and high resolution thermo-reflectance images of the lattice temperature close to the device surface. Fig. 2 shows the simulated cross-section of the lattice temperature distribution in Device A at V ds=30 V and V gs=O V. A peak temperature of 324 K was found under the drain edge of the gate at these bias conditions. In Fig. 3 , the simulated surface temperature along the channel of Device A is compared with the experimental data obtained from thermo-reflectance measurements. Excellent agreement was found, especially on the drain side.
It has been reported in the past that the planar stress and the elastic energy of GaN HEMTs increase as the vertical electric field increases, severely degrading device reliability [2] . Our fully-coupled piezoelectric-thermal model predicts that, for given bias conditions, both the planar stress and the elastic energy decrease as the lattice temperature increases. The changes in planar stress and elastic energy due to electric field and lattice heating have the same magnitude, but opposite sign, for typical operating biases (Vds=30-40V) and temperatures (-440K) [FigA, Fig.5 ]. Using as input data the electric field and lattice temperature distribution simulated by Silvaco Atlas, the mechanical stress and the elastic energy in Devices A and B have been calculated using MA TLAB. Figures 6 and 7 show the lateral elastic energy in the Alo.26G!I().74N layer for different self-heating conditions when Device B is biased in the ON and OFF state, respectively. According to these results, the uniform lattice heating decreases the elastic energy in the AIo.26G!I().74N layer by -20% (solid and dash lines), indicating that the lattice heating plays a significant role on the mechanical properties of GaN HEMTs. Moreover, if the device operates in the ON state under perfect heat dissipation conditions (dash-dot line in Fig. 6 ), the elastic energy will rise up to -20% on the drain side of the device, in good agreement with the lower lattice temperature expected near the drain electrode. In all the analyzed cases, the elastic energy peaks under the drain edge of the gate, which supports the mechanism of the defect and crack formation in that area.
In summ ary, a fully coupled piezoelectric-thermal model of AIGaN/GaN HEMTs has been derived for the first time and combined with self-consistent electro-thermal device simulations to calculate the elastic energy in GaN transistors. Using this method, we have found that, for the same bias conditions, the elastic energy in AIo.26G!I().74N layer decreases -20% as lattice temperature increases to typical operating temperature -440 K. These results show that that lattice heating plays a role as important as the electric field on the mechanical properties of AIGaN/GaN HEMTs and it should be carefully considered for the reliability prediction on GaN-based 
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